annotate libavcodec/x86/mmx.h @ 3:0b056460c67d

changed code to use VSs
author Nina Engelhardt <nengel@mailbox.tu-berlin.de>
date Mon, 29 Oct 2012 16:44:27 +0100
parents
children
rev   line source
nengel@2 1 /*
nengel@2 2 * mmx.h
nengel@2 3 * Copyright (C) 1997-2001 H. Dietz and R. Fisher
nengel@2 4 *
nengel@2 5 * This file is part of FFmpeg.
nengel@2 6 *
nengel@2 7 * FFmpeg is free software; you can redistribute it and/or
nengel@2 8 * modify it under the terms of the GNU Lesser General Public
nengel@2 9 * License as published by the Free Software Foundation; either
nengel@2 10 * version 2.1 of the License, or (at your option) any later version.
nengel@2 11 *
nengel@2 12 * FFmpeg is distributed in the hope that it will be useful,
nengel@2 13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nengel@2 14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
nengel@2 15 * Lesser General Public License for more details.
nengel@2 16 *
nengel@2 17 * You should have received a copy of the GNU Lesser General Public
nengel@2 18 * License along with FFmpeg; if not, write to the Free Software
nengel@2 19 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
nengel@2 20 */
nengel@2 21 #ifndef AVCODEC_X86_MMX_H
nengel@2 22 #define AVCODEC_X86_MMX_H
nengel@2 23
nengel@2 24 #warning Everything in this header is deprecated, use plain __asm__()! New code using this header will be rejected.
nengel@2 25
nengel@2 26
nengel@2 27 #define mmx_i2r(op,imm,reg) \
nengel@2 28 __asm__ volatile (#op " %0, %%" #reg \
nengel@2 29 : /* nothing */ \
nengel@2 30 : "i" (imm) )
nengel@2 31
nengel@2 32 #define mmx_m2r(op,mem,reg) \
nengel@2 33 __asm__ volatile (#op " %0, %%" #reg \
nengel@2 34 : /* nothing */ \
nengel@2 35 : "m" (mem))
nengel@2 36
nengel@2 37 #define mmx_r2m(op,reg,mem) \
nengel@2 38 __asm__ volatile (#op " %%" #reg ", %0" \
nengel@2 39 : "=m" (mem) \
nengel@2 40 : /* nothing */ )
nengel@2 41
nengel@2 42 #define mmx_r2r(op,regs,regd) \
nengel@2 43 __asm__ volatile (#op " %" #regs ", %" #regd)
nengel@2 44
nengel@2 45
nengel@2 46 #define emms() __asm__ volatile ("emms")
nengel@2 47
nengel@2 48 #define movd_m2r(var,reg) mmx_m2r (movd, var, reg)
nengel@2 49 #define movd_r2m(reg,var) mmx_r2m (movd, reg, var)
nengel@2 50 #define movd_r2r(regs,regd) mmx_r2r (movd, regs, regd)
nengel@2 51
nengel@2 52 #define movq_m2r(var,reg) mmx_m2r (movq, var, reg)
nengel@2 53 #define movq_r2m(reg,var) mmx_r2m (movq, reg, var)
nengel@2 54 #define movq_r2r(regs,regd) mmx_r2r (movq, regs, regd)
nengel@2 55
nengel@2 56 #define packssdw_m2r(var,reg) mmx_m2r (packssdw, var, reg)
nengel@2 57 #define packssdw_r2r(regs,regd) mmx_r2r (packssdw, regs, regd)
nengel@2 58 #define packsswb_m2r(var,reg) mmx_m2r (packsswb, var, reg)
nengel@2 59 #define packsswb_r2r(regs,regd) mmx_r2r (packsswb, regs, regd)
nengel@2 60
nengel@2 61 #define packuswb_m2r(var,reg) mmx_m2r (packuswb, var, reg)
nengel@2 62 #define packuswb_r2r(regs,regd) mmx_r2r (packuswb, regs, regd)
nengel@2 63
nengel@2 64 #define paddb_m2r(var,reg) mmx_m2r (paddb, var, reg)
nengel@2 65 #define paddb_r2r(regs,regd) mmx_r2r (paddb, regs, regd)
nengel@2 66 #define paddd_m2r(var,reg) mmx_m2r (paddd, var, reg)
nengel@2 67 #define paddd_r2r(regs,regd) mmx_r2r (paddd, regs, regd)
nengel@2 68 #define paddw_m2r(var,reg) mmx_m2r (paddw, var, reg)
nengel@2 69 #define paddw_r2r(regs,regd) mmx_r2r (paddw, regs, regd)
nengel@2 70
nengel@2 71 #define paddsb_m2r(var,reg) mmx_m2r (paddsb, var, reg)
nengel@2 72 #define paddsb_r2r(regs,regd) mmx_r2r (paddsb, regs, regd)
nengel@2 73 #define paddsw_m2r(var,reg) mmx_m2r (paddsw, var, reg)
nengel@2 74 #define paddsw_r2r(regs,regd) mmx_r2r (paddsw, regs, regd)
nengel@2 75
nengel@2 76 #define paddusb_m2r(var,reg) mmx_m2r (paddusb, var, reg)
nengel@2 77 #define paddusb_r2r(regs,regd) mmx_r2r (paddusb, regs, regd)
nengel@2 78 #define paddusw_m2r(var,reg) mmx_m2r (paddusw, var, reg)
nengel@2 79 #define paddusw_r2r(regs,regd) mmx_r2r (paddusw, regs, regd)
nengel@2 80
nengel@2 81 #define pand_m2r(var,reg) mmx_m2r (pand, var, reg)
nengel@2 82 #define pand_r2r(regs,regd) mmx_r2r (pand, regs, regd)
nengel@2 83
nengel@2 84 #define pandn_m2r(var,reg) mmx_m2r (pandn, var, reg)
nengel@2 85 #define pandn_r2r(regs,regd) mmx_r2r (pandn, regs, regd)
nengel@2 86
nengel@2 87 #define pcmpeqb_m2r(var,reg) mmx_m2r (pcmpeqb, var, reg)
nengel@2 88 #define pcmpeqb_r2r(regs,regd) mmx_r2r (pcmpeqb, regs, regd)
nengel@2 89 #define pcmpeqd_m2r(var,reg) mmx_m2r (pcmpeqd, var, reg)
nengel@2 90 #define pcmpeqd_r2r(regs,regd) mmx_r2r (pcmpeqd, regs, regd)
nengel@2 91 #define pcmpeqw_m2r(var,reg) mmx_m2r (pcmpeqw, var, reg)
nengel@2 92 #define pcmpeqw_r2r(regs,regd) mmx_r2r (pcmpeqw, regs, regd)
nengel@2 93
nengel@2 94 #define pcmpgtb_m2r(var,reg) mmx_m2r (pcmpgtb, var, reg)
nengel@2 95 #define pcmpgtb_r2r(regs,regd) mmx_r2r (pcmpgtb, regs, regd)
nengel@2 96 #define pcmpgtd_m2r(var,reg) mmx_m2r (pcmpgtd, var, reg)
nengel@2 97 #define pcmpgtd_r2r(regs,regd) mmx_r2r (pcmpgtd, regs, regd)
nengel@2 98 #define pcmpgtw_m2r(var,reg) mmx_m2r (pcmpgtw, var, reg)
nengel@2 99 #define pcmpgtw_r2r(regs,regd) mmx_r2r (pcmpgtw, regs, regd)
nengel@2 100
nengel@2 101 #define pmaddwd_m2r(var,reg) mmx_m2r (pmaddwd, var, reg)
nengel@2 102 #define pmaddwd_r2r(regs,regd) mmx_r2r (pmaddwd, regs, regd)
nengel@2 103
nengel@2 104 #define pmulhw_m2r(var,reg) mmx_m2r (pmulhw, var, reg)
nengel@2 105 #define pmulhw_r2r(regs,regd) mmx_r2r (pmulhw, regs, regd)
nengel@2 106
nengel@2 107 #define pmullw_m2r(var,reg) mmx_m2r (pmullw, var, reg)
nengel@2 108 #define pmullw_r2r(regs,regd) mmx_r2r (pmullw, regs, regd)
nengel@2 109
nengel@2 110 #define por_m2r(var,reg) mmx_m2r (por, var, reg)
nengel@2 111 #define por_r2r(regs,regd) mmx_r2r (por, regs, regd)
nengel@2 112
nengel@2 113 #define pslld_i2r(imm,reg) mmx_i2r (pslld, imm, reg)
nengel@2 114 #define pslld_m2r(var,reg) mmx_m2r (pslld, var, reg)
nengel@2 115 #define pslld_r2r(regs,regd) mmx_r2r (pslld, regs, regd)
nengel@2 116 #define psllq_i2r(imm,reg) mmx_i2r (psllq, imm, reg)
nengel@2 117 #define psllq_m2r(var,reg) mmx_m2r (psllq, var, reg)
nengel@2 118 #define psllq_r2r(regs,regd) mmx_r2r (psllq, regs, regd)
nengel@2 119 #define psllw_i2r(imm,reg) mmx_i2r (psllw, imm, reg)
nengel@2 120 #define psllw_m2r(var,reg) mmx_m2r (psllw, var, reg)
nengel@2 121 #define psllw_r2r(regs,regd) mmx_r2r (psllw, regs, regd)
nengel@2 122
nengel@2 123 #define psrad_i2r(imm,reg) mmx_i2r (psrad, imm, reg)
nengel@2 124 #define psrad_m2r(var,reg) mmx_m2r (psrad, var, reg)
nengel@2 125 #define psrad_r2r(regs,regd) mmx_r2r (psrad, regs, regd)
nengel@2 126 #define psraw_i2r(imm,reg) mmx_i2r (psraw, imm, reg)
nengel@2 127 #define psraw_m2r(var,reg) mmx_m2r (psraw, var, reg)
nengel@2 128 #define psraw_r2r(regs,regd) mmx_r2r (psraw, regs, regd)
nengel@2 129
nengel@2 130 #define psrld_i2r(imm,reg) mmx_i2r (psrld, imm, reg)
nengel@2 131 #define psrld_m2r(var,reg) mmx_m2r (psrld, var, reg)
nengel@2 132 #define psrld_r2r(regs,regd) mmx_r2r (psrld, regs, regd)
nengel@2 133 #define psrlq_i2r(imm,reg) mmx_i2r (psrlq, imm, reg)
nengel@2 134 #define psrlq_m2r(var,reg) mmx_m2r (psrlq, var, reg)
nengel@2 135 #define psrlq_r2r(regs,regd) mmx_r2r (psrlq, regs, regd)
nengel@2 136 #define psrlw_i2r(imm,reg) mmx_i2r (psrlw, imm, reg)
nengel@2 137 #define psrlw_m2r(var,reg) mmx_m2r (psrlw, var, reg)
nengel@2 138 #define psrlw_r2r(regs,regd) mmx_r2r (psrlw, regs, regd)
nengel@2 139
nengel@2 140 #define psubb_m2r(var,reg) mmx_m2r (psubb, var, reg)
nengel@2 141 #define psubb_r2r(regs,regd) mmx_r2r (psubb, regs, regd)
nengel@2 142 #define psubd_m2r(var,reg) mmx_m2r (psubd, var, reg)
nengel@2 143 #define psubd_r2r(regs,regd) mmx_r2r (psubd, regs, regd)
nengel@2 144 #define psubw_m2r(var,reg) mmx_m2r (psubw, var, reg)
nengel@2 145 #define psubw_r2r(regs,regd) mmx_r2r (psubw, regs, regd)
nengel@2 146
nengel@2 147 #define psubsb_m2r(var,reg) mmx_m2r (psubsb, var, reg)
nengel@2 148 #define psubsb_r2r(regs,regd) mmx_r2r (psubsb, regs, regd)
nengel@2 149 #define psubsw_m2r(var,reg) mmx_m2r (psubsw, var, reg)
nengel@2 150 #define psubsw_r2r(regs,regd) mmx_r2r (psubsw, regs, regd)
nengel@2 151
nengel@2 152 #define psubusb_m2r(var,reg) mmx_m2r (psubusb, var, reg)
nengel@2 153 #define psubusb_r2r(regs,regd) mmx_r2r (psubusb, regs, regd)
nengel@2 154 #define psubusw_m2r(var,reg) mmx_m2r (psubusw, var, reg)
nengel@2 155 #define psubusw_r2r(regs,regd) mmx_r2r (psubusw, regs, regd)
nengel@2 156
nengel@2 157 #define punpckhbw_m2r(var,reg) mmx_m2r (punpckhbw, var, reg)
nengel@2 158 #define punpckhbw_r2r(regs,regd) mmx_r2r (punpckhbw, regs, regd)
nengel@2 159 #define punpckhdq_m2r(var,reg) mmx_m2r (punpckhdq, var, reg)
nengel@2 160 #define punpckhdq_r2r(regs,regd) mmx_r2r (punpckhdq, regs, regd)
nengel@2 161 #define punpckhwd_m2r(var,reg) mmx_m2r (punpckhwd, var, reg)
nengel@2 162 #define punpckhwd_r2r(regs,regd) mmx_r2r (punpckhwd, regs, regd)
nengel@2 163
nengel@2 164 #define punpcklbw_m2r(var,reg) mmx_m2r (punpcklbw, var, reg)
nengel@2 165 #define punpcklbw_r2r(regs,regd) mmx_r2r (punpcklbw, regs, regd)
nengel@2 166 #define punpckldq_m2r(var,reg) mmx_m2r (punpckldq, var, reg)
nengel@2 167 #define punpckldq_r2r(regs,regd) mmx_r2r (punpckldq, regs, regd)
nengel@2 168 #define punpcklwd_m2r(var,reg) mmx_m2r (punpcklwd, var, reg)
nengel@2 169 #define punpcklwd_r2r(regs,regd) mmx_r2r (punpcklwd, regs, regd)
nengel@2 170
nengel@2 171 #define pxor_m2r(var,reg) mmx_m2r (pxor, var, reg)
nengel@2 172 #define pxor_r2r(regs,regd) mmx_r2r (pxor, regs, regd)
nengel@2 173
nengel@2 174
nengel@2 175 /* 3DNOW extensions */
nengel@2 176
nengel@2 177 #define pavgusb_m2r(var,reg) mmx_m2r (pavgusb, var, reg)
nengel@2 178 #define pavgusb_r2r(regs,regd) mmx_r2r (pavgusb, regs, regd)
nengel@2 179
nengel@2 180
nengel@2 181 /* AMD MMX extensions - also available in intel SSE */
nengel@2 182
nengel@2 183
nengel@2 184 #define mmx_m2ri(op,mem,reg,imm) \
nengel@2 185 __asm__ volatile (#op " %1, %0, %%" #reg \
nengel@2 186 : /* nothing */ \
nengel@2 187 : "m" (mem), "i" (imm))
nengel@2 188 #define mmx_r2ri(op,regs,regd,imm) \
nengel@2 189 __asm__ volatile (#op " %0, %%" #regs ", %%" #regd \
nengel@2 190 : /* nothing */ \
nengel@2 191 : "i" (imm) )
nengel@2 192
nengel@2 193 #define mmx_fetch(mem,hint) \
nengel@2 194 __asm__ volatile ("prefetch" #hint " %0" \
nengel@2 195 : /* nothing */ \
nengel@2 196 : "m" (mem))
nengel@2 197
nengel@2 198
nengel@2 199 #define maskmovq(regs,maskreg) mmx_r2ri (maskmovq, regs, maskreg)
nengel@2 200
nengel@2 201 #define movntq_r2m(mmreg,var) mmx_r2m (movntq, mmreg, var)
nengel@2 202
nengel@2 203 #define pavgb_m2r(var,reg) mmx_m2r (pavgb, var, reg)
nengel@2 204 #define pavgb_r2r(regs,regd) mmx_r2r (pavgb, regs, regd)
nengel@2 205 #define pavgw_m2r(var,reg) mmx_m2r (pavgw, var, reg)
nengel@2 206 #define pavgw_r2r(regs,regd) mmx_r2r (pavgw, regs, regd)
nengel@2 207
nengel@2 208 #define pextrw_r2r(mmreg,reg,imm) mmx_r2ri (pextrw, mmreg, reg, imm)
nengel@2 209
nengel@2 210 #define pinsrw_r2r(reg,mmreg,imm) mmx_r2ri (pinsrw, reg, mmreg, imm)
nengel@2 211
nengel@2 212 #define pmaxsw_m2r(var,reg) mmx_m2r (pmaxsw, var, reg)
nengel@2 213 #define pmaxsw_r2r(regs,regd) mmx_r2r (pmaxsw, regs, regd)
nengel@2 214
nengel@2 215 #define pmaxub_m2r(var,reg) mmx_m2r (pmaxub, var, reg)
nengel@2 216 #define pmaxub_r2r(regs,regd) mmx_r2r (pmaxub, regs, regd)
nengel@2 217
nengel@2 218 #define pminsw_m2r(var,reg) mmx_m2r (pminsw, var, reg)
nengel@2 219 #define pminsw_r2r(regs,regd) mmx_r2r (pminsw, regs, regd)
nengel@2 220
nengel@2 221 #define pminub_m2r(var,reg) mmx_m2r (pminub, var, reg)
nengel@2 222 #define pminub_r2r(regs,regd) mmx_r2r (pminub, regs, regd)
nengel@2 223
nengel@2 224 #define pmovmskb(mmreg,reg) \
nengel@2 225 __asm__ volatile ("movmskps %" #mmreg ", %" #reg)
nengel@2 226
nengel@2 227 #define pmulhuw_m2r(var,reg) mmx_m2r (pmulhuw, var, reg)
nengel@2 228 #define pmulhuw_r2r(regs,regd) mmx_r2r (pmulhuw, regs, regd)
nengel@2 229
nengel@2 230 #define prefetcht0(mem) mmx_fetch (mem, t0)
nengel@2 231 #define prefetcht1(mem) mmx_fetch (mem, t1)
nengel@2 232 #define prefetcht2(mem) mmx_fetch (mem, t2)
nengel@2 233 #define prefetchnta(mem) mmx_fetch (mem, nta)
nengel@2 234
nengel@2 235 #define psadbw_m2r(var,reg) mmx_m2r (psadbw, var, reg)
nengel@2 236 #define psadbw_r2r(regs,regd) mmx_r2r (psadbw, regs, regd)
nengel@2 237
nengel@2 238 #define pshufw_m2r(var,reg,imm) mmx_m2ri(pshufw, var, reg, imm)
nengel@2 239 #define pshufw_r2r(regs,regd,imm) mmx_r2ri(pshufw, regs, regd, imm)
nengel@2 240
nengel@2 241 #define sfence() __asm__ volatile ("sfence\n\t")
nengel@2 242
nengel@2 243 /* SSE2 */
nengel@2 244 #define pshufhw_m2r(var,reg,imm) mmx_m2ri(pshufhw, var, reg, imm)
nengel@2 245 #define pshufhw_r2r(regs,regd,imm) mmx_r2ri(pshufhw, regs, regd, imm)
nengel@2 246 #define pshuflw_m2r(var,reg,imm) mmx_m2ri(pshuflw, var, reg, imm)
nengel@2 247 #define pshuflw_r2r(regs,regd,imm) mmx_r2ri(pshuflw, regs, regd, imm)
nengel@2 248
nengel@2 249 #define pshufd_r2r(regs,regd,imm) mmx_r2ri(pshufd, regs, regd, imm)
nengel@2 250
nengel@2 251 #define movdqa_m2r(var,reg) mmx_m2r (movdqa, var, reg)
nengel@2 252 #define movdqa_r2m(reg,var) mmx_r2m (movdqa, reg, var)
nengel@2 253 #define movdqa_r2r(regs,regd) mmx_r2r (movdqa, regs, regd)
nengel@2 254 #define movdqu_m2r(var,reg) mmx_m2r (movdqu, var, reg)
nengel@2 255 #define movdqu_r2m(reg,var) mmx_r2m (movdqu, reg, var)
nengel@2 256 #define movdqu_r2r(regs,regd) mmx_r2r (movdqu, regs, regd)
nengel@2 257
nengel@2 258 #define pmullw_r2m(reg,var) mmx_r2m (pmullw, reg, var)
nengel@2 259
nengel@2 260 #define pslldq_i2r(imm,reg) mmx_i2r (pslldq, imm, reg)
nengel@2 261 #define psrldq_i2r(imm,reg) mmx_i2r (psrldq, imm, reg)
nengel@2 262
nengel@2 263 #define punpcklqdq_r2r(regs,regd) mmx_r2r (punpcklqdq, regs, regd)
nengel@2 264 #define punpckhqdq_r2r(regs,regd) mmx_r2r (punpckhqdq, regs, regd)
nengel@2 265
nengel@2 266
nengel@2 267 #endif /* AVCODEC_X86_MMX_H */